JPS6249663B2 - - Google Patents
Info
- Publication number
- JPS6249663B2 JPS6249663B2 JP53058853A JP5885378A JPS6249663B2 JP S6249663 B2 JPS6249663 B2 JP S6249663B2 JP 53058853 A JP53058853 A JP 53058853A JP 5885378 A JP5885378 A JP 5885378A JP S6249663 B2 JPS6249663 B2 JP S6249663B2
- Authority
- JP
- Japan
- Prior art keywords
- counter
- value
- pulse
- signal
- correction value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5885378A JPS54151014A (en) | 1978-05-19 | 1978-05-19 | Demodulating system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5885378A JPS54151014A (en) | 1978-05-19 | 1978-05-19 | Demodulating system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54151014A JPS54151014A (en) | 1979-11-27 |
JPS6249663B2 true JPS6249663B2 (en]) | 1987-10-20 |
Family
ID=13096234
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5885378A Granted JPS54151014A (en) | 1978-05-19 | 1978-05-19 | Demodulating system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54151014A (en]) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5794915A (en) * | 1980-12-03 | 1982-06-12 | Matsushita Electric Ind Co Ltd | Demodulating circuit |
JPS57103115A (en) * | 1980-12-18 | 1982-06-26 | Matsushita Electric Ind Co Ltd | Control circuit of magnetic recorder and reproducer |
GB2112235B (en) * | 1981-12-02 | 1986-01-02 | Standard Microsyst Smc | Improved floppy disk data separator |
JPS58170225A (ja) * | 1982-03-31 | 1983-10-06 | Fujitsu Ltd | セルフ・クロツク装置 |
JPS62137921A (ja) * | 1985-12-11 | 1987-06-20 | Fujitsu Ltd | Pll制御方式 |
US4888791A (en) * | 1988-01-25 | 1989-12-19 | Barndt Sr Robert A | Clock decoder and data bit transition detector for fiber optic work station |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5430011A (en) * | 1977-08-10 | 1979-03-06 | Hitachi Ltd | Phase synchronous oscillator of digital type |
-
1978
- 1978-05-19 JP JP5885378A patent/JPS54151014A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS54151014A (en) | 1979-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4617679A (en) | Digital phase lock loop circuit | |
EP0074793B1 (en) | Phase-locked loop circuit | |
JPS6338584Y2 (en]) | ||
US5834950A (en) | Phase detector which eliminates frequency ripple | |
US5592515A (en) | Fully digital data separator and frequency multiplier | |
US5666388A (en) | Clock recovery circuit with matched oscillators | |
US4196445A (en) | Time-base error correction | |
US5142420A (en) | Sampling frequency reproduction system | |
US4831338A (en) | Synchronizing clock signal generator | |
US4424497A (en) | System for phase locking clock signals to a frequency encoded data stream | |
JPS6249663B2 (en]) | ||
US5260841A (en) | Clock extracting circuit | |
KR860001258B1 (ko) | 클럭 재생회로 | |
JPH0749870Y2 (ja) | Pll回路 | |
JPH0247653Y2 (en]) | ||
JPH02132682A (ja) | ディスク装置のデータ復調回路 | |
JPH0452553B2 (en]) | ||
JPS59139720A (ja) | パルス修正装置 | |
JPH087940B2 (ja) | デ−タ復調回路 | |
JP2870222B2 (ja) | サブキャリア再生器 | |
CA1132668A (en) | Fast synchronization circuit for phase locked looped decoder | |
JPH03119881A (ja) | クロック発生回路 | |
JPS61265934A (ja) | ビツト同期回路 | |
JPS60182820A (ja) | フエイズロツクドル−プ回路 | |
JPH07201137A (ja) | 位相同期ループのロック検出方法及びロック検出装置 |